Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Product List
Low Noise Frequency Translator/Jitter Attenuator Slide 8

The integrated ASIC approach includes a traditional PLL architecture, a low noise on-board VCXO, along with a selectable loop filter, as well as a low noise output buffer. This entire functionality is packaged in a small 9 x 14 mm enclosure.

PTM Published on: 2017-09-25